

What is claimed is:

1. A phase detector comprising:

a first selection circuit configured to select a first clock from a first group of clocks supplied to the first selection circuit and to
5 transmit the first clock; and

at least one phase comparator configured to detect a difference in phases between the first clock and a second clock supplied to the phase comparator and to transmit the difference as a scan signal.

10 2. The phase detector of claim 1, further comprising a second selection circuit configured to select the second clock from a second group of clocks and to transmit the second clock to the phase comparator.

3. The phase detector of claim 1, further comprising:

15 a first latch configured to receive the scan signal and to store the scan signal when a third clock is supplied to the first latch; and

a second latch configured to store the scan signal when a reverse phase of the third clock is supplied to the second latch.

20 4. The phase detector of claim 2, further comprising:

a first latch configured to receive the scan signal and to store the scan signal when a third clock is supplied to the first latch; and

a second latch configured to store the scan signal when a reverse phase of the third clock is supplied to the second latch.

25

5. The phase detector of claim 1, further comprising:

an AND gate configured to pass a third clock through when the first clock and the second clock are in-phase; and

a first flip-flop configured to divide the third clock by two and to transmit the divided clock as a fourth clock.

5

6. The phase detector of claim 2, further comprising:

an AND gate configured to pass a third clock through when the first clock and the second clock are in-phase; and

a first flip-flop configured to divide the third clock by two and to transmit
10 the divided clock as a fourth clock.

7. The phase detector of claim 3, further comprising:

an AND gate configured to pass a third clock through when the first clock and the second clock are in-phase; and

15 a first flip-flop configured to divide the third clock by two and to transmit the divided clock as a fourth clock.

8. The phase detector of claim 4, further comprising: a second flip-flop configured to divide the fourth clock by two and to transmit the divided
20 clock as a fifth clock to the second selection circuit.

9. A clock distribution circuit comprising:

a plurality of domain clock buffers configured to supply clocks to logic elements;

25 a first selection circuit configured to select a first clock from a first group of the clocks supplied from the domain clock buffers and to

transmit the first clock; and

at least one phase comparator configured to detect a difference in phases between the first clock and a second clock supplied to the phase comparator and to transmit the difference as a scan signal.

5

10. The clock distribution circuit of claim 9 wherein each of the phase comparators is coupled with the domain clock buffers with the same propagation delay from the domain clock buffers.

10 11. The clock distribution circuit of claim 9, further comprising a second selection circuit configured to select a second clock from a second group of the clocks and to transmit the second clock to the phase comparator.

12. The clock distribution circuit of claim 9, further comprising:

15 a first latch configured to receive the scan signal and to store the scan signal when a third clock is supplied to the first latch; and

a second latch configured to store the scan signal when a reverse phase of the third clock is supplied to the second latch.

20 13. The clock distribution circuit of claim 9, further comprising:

an AND gate configured to pass a third clock through when the first clock and the second clock are in-phase; and

a first flip-flop configured to divide the third clock by two and to transmit the divided clock as a fourth clock.

25

14. The clock distribution circuit of claim 9, further comprising a deskew circuit

configured to calculate a propagation delay of the clock from the domain clock buffer and to adjust a clock skew of the domain clock buffers.

15. A LSI comprising:

5 a plurality of divided domains in the LSI area;

at least one clock buffer configured to supply clocks to logic elements in the domains;

a first selection circuit configured to select a first clock from a first group of the clocks supplied from the domain clock buffers and to

10 transmit the first clock; and

at least one phase comparator configured to detect a difference in phases between the first clock and a second clock supplied to the phase comparator and to signal the difference as a scan signal.

15 16. The LSI of claim 15 wherein each of the phase comparators are located at intersections of two boundaries of the domains.

17. The LSI of claim 15, further comprising a second selection circuit configured to select a second clock sequentially from a plurality of a second group of the

20 clocks and to transmit the selected clock to the phase comparator.

18. The LSI of claim 15, further comprising:

a first latch configured to receive the scan signal and to store the scan signal when a third clock is supplied to the first latch; and

25 a second latch configured to store the scan signal when a reverse phase of the third clock is supplied to the second latch.

19. The LSI of claim 15, further comprising:

an AND gate configured to pass a third clock through when the first clock and the second clock are in-phase; and

5 a first flip-flop configured to divide the third clock by two and to transmit the divided clock as a fourth clock.

20. The LSI of claim 15, further comprising: a deskew circuit configured to calculate a propagation delay of the clock from the domain clock buffer and to

10 adjust a clock skew of the domain clock buffers.